Block matching motion estimation algorithms are widely used in video coding schemes. In this paper, we design an efficient hierarchical block matching motion estimation (HBMME) algorithm on a hypercube multiprocessor. Unlike systolic array designs, this solution is not tied down to specific values of algorithm parameters and thus offers increased flexibility. Moreover, the hypercube network can efficiently handle the non regular data flow of the HBMME algorithm. Our techniques nearly eliminate the occurrence of "difficult" communication patterns, namely many-to-many personalized communication, by replacing them with simple shift operations. These operations have an efficient implementation on most of interconnection networks and thus our techniques can be adapted to other networks as well. With regard to the employed multiprocessor we make no specific assumption about the amount of local memory residing in each processor. Instead, we introduce a free parameter S and assume that each processor has Θ(S) local memory. By doing so, we handle all the cases of modern multiprocessors, that is fine-grained, medium-grained and coarse-grained multiprocessors and thus our design is quite general.
Introduction
Block matching motion estimation algorithms are widely used in video coding schemes 1, 2] . The basic idea is to divide the current frame into equally sized blocks, and then to find for each block the best matching block in an available previous frame. This can be done by full (exhaustive) search within a search window (optimal solution), or by using an intelligent non exhaustive search (suboptimal solution) in order to reduce the computation requirements. Additionally, a multiresolution representation of video frames can be used for achieving higher performance (hierarchical block matching algorithms). Next, the motion vector of each block in the current frame is determined by the relative displacement of the best matched block in the previous frame. As a measure of block similarity, the mean absolute difference between two blocks is typically used because it requires no multiplication and has similar performance to the mean square error.
Due to its high computational demands, video coding is usually implemented in hardware. Hardware architectures can be split into application-specific and programmable 3, 4] . In the first case, special purpose hardware is optimally designed. For example, a large number of architectures have appeared for block matching motion estimation algorithms especially for the full search algorithm 5]. Due to its highly regular data flow, most realizations of this algorithm are based on mesh-like systolic arrays. Despite their high efficiency, these applicationspecific designs lack flexibility. A change in algorithm parameters or improvements in the coding scheme may lead to a costly hardware redesign. On the other hand, programmable architectures offer higher flexibility at a cost of reduced efficiency 6, 7, 8, 9, 10] . The coding algorithms are developed in software and thus any change can be easily handled. In the literature, many designs have been reported that follow either of the two approaches (for a survey see 3, 4, 5]).
In this paper, following the programmable arHowever, we do not simply count on the large communication bandwidth of the hypercube network in order to efficiently execute data transfers required by our algorithms. We further enhance this performance by minimizing the occurrence of "difficult" communication patterns such as many-to many personalized communication. To this end, we devise efficient techniques which allow the utilization of simple communication operations, shifts, in place of complex communication operations most of the time. Since shifts have simple implementation on most of interconnection networks, our algorithms can be easily adapted to other interconnection networks as well, e.g the mesh network. The clear advantage of the hypercube over sparser interconnection networks such as the mesh lies in the faster execution of the difficult communication patterns which inevitably arise due to the inherent irregularity of the HB-MME algorithm. Thus, although there exist nearly optimal algorithms which implement this kind of irregular communication on other networks as well, a comparative increase in the execution time should be expected when extending our algorithms to sparser networks.
The rest of this paper is organized as follows. In Sect. 2, we briefly review the block matching motion estimation algorithms. In Sect. 3 we discuss the basic assumptions and communication operations used in our algorithms. After having defined the basic assumptions and communication primitives, in the next two sections we present our parallel algorithms. In Sect. 4, we present the implementation of FSBMME on the hypercube-based multiprocessor whereas in Sect. 5 we describe the parallel algorithm for HBMME on the same multiprocessor. Then, in Sect. 6, we discuss how we can adapt our design to other interconnection networks as well. In the next section, Sect. 7, we present experimental results which confirm the main theoretical results of the paper. Finally, in section Sect. 8, we summarize our work in this paper.
Block Matching Algorithms
In the FSBMME algorithm, the current frame N N is divided into blocks of size M M and each block is compared with all the blocks of size M M within a search window of size (M + 2d) (M + 2d) in the previous frame ( Fig. 1(a) ). Here d denotes the maximum displacement in each direction. We also refer to a block M M with its top left corner at the pixel (u l) as block (u l) . For all displacements ; Y (u+x+i l+y+j) j (1) where X (u + i l + j), Y (u + x + i l + y + j) denote the intensity values of the corresponding pixels. Now, the motion vector v (u l) of the block (u l) is given by
The choice of the right block size is important for the FSBMME algorithm. With either too large or too small block size, the algorithm might well yield false motion estimates 11]. The HBMME algorithm solves this kind of problems by using a multiresolution (hierarchical) representation of video frames in the form of a Laplacian pyramid 1, 14, 15] . The basic idea is to start the estimation of motion field from the lowest resolution level. At this level, the block size is relatively large in comparison with the frame size at that resolution level and the estimated motion vectors capture the largescale movements existing in the scene. Then, these vectors are passed onto the next higher resolution level as an initial estimate. The higher resolution levels refine on the motion vector estimates and thus smaller block size should be used. The lower resolution frames in the pyramid are obtained by a series of low-pass filtering and subsampling operations.
There are a number of variations of the basic algorithm. The first variation is to skip the subsampling between successive levels of the pyramid. Alternatively, we can use only subsampling without low pass filtering. A third possibility is the use of overlapping blocks at each level. In this scheme, the motion vector of each block at one level is initialized as a linear interpolation of the motion vectors of its adjacent blocks at the previous lower resolution level. Finally, we can use either the FSBMME algorithm or a non exhaustive search BMME algorithm for motion estimation at each level.
An example of motion vector estimation by using a 3-level hierarchy is shown in Fig. 1 
Basic Assumptions and Communication Operations
Having presented the basic points of both FS-BMME and HBMME algorithm, we are now ready to start the description of the parallel implementation of these two algorithms. In this section, we will first refer to the basic assumptions we make and then we will give the details of the communication primitives we use for implementing the algorithms.
As has already been mentioned, the parallel implementation of the FSBMME and HBMME algorithm is carried out on a hypercube-based multiprocessor. We assume that this multiprocessor consists of P 2 (P = 2 p ) processors with each processor having Θ(S) local memory. In order to keep analysis simple, we assume that S = s r s r where s r = 2 r . For convenience too, we view the hypercube as a two dimensional P P grid and thus when we use terms like row, column, block and all that, we will actually mean the corresponding subhypercube. An important consideration in our study is also whether or not processors can utilize all their communication links simultaneously 16] . When processors communicate with all their neighbors at the same time (all-port assumption), we can make use of the full communication bandwidth provided by the hypercube network. In contrast, when each processor can send to or receive from only one of its neighbors at a time (one-port assumption), we do not fully exploit the communication capabilities of the hypercube network. On the other hand, all-port assumption usually implies increased hardware complexity for the communication interface of hypercube nodes. In regard to our study, it will become clear later that our algorithms can be easily adapted to both these assumptions.
Before proceeding further, we must introduce the basic communication operations used in our algorithms. In deriving the communication complexity of these operations, we assume that sending a message of size M along one hypercube link incurs τ + Mβ delay where the τ is the fixed start-up cost for sending packets and β is the data transfer rate (bandwidth) of the link. As has been mentioned in the introduction, we will handle all the classes of modern multiprocessors: fine-grained, medium-grained and coarse-grained multiprocessors. Apart from the amount of local memory at each node, these classes of multiprocessors differ in the methods they use to route packets across their interconnection networks. For a detailed description of various routing methods see 17].
Most of fine/medium-grained multiprocessors employ the simple store-and-forward technique for routing packets. In this technique a packet is first stored in full in one processor, before this processor forwards the packet to the next processor en route. Thus sending a packet of size M on a P-node hypercube takes O(log P(τ + Mβ )) time at most. Notice that the size M of packets is relatively small in fine-grained machines. The same is also true for the start-up overhead τ and thus we can safely ignore this parameter in our time estimates. However, in the case of coarse-grained multiprocessors the start-up overhead τ is much larger and it should be taken into account. This is primarily due to the fact that most modern coarse-grained multiprocessors are manufactured with commodity multiprocessors which have not been optimized for use in high speed interconnection networks 18].
In addition, the size M of messages is usually large in this kind of machines and thus the use of a store-and-forward routing method requires a large buffer space, O(M), at each processor.
Due to these serious drawbacks of store-andforward routing method, most modern coarsegrained parallel machines use an alternative routing method: wormhole routing 19]. This kind of routing makes better use of the network bandwidth: each message is split into small basic units (called flits) and then these units are pipelined all along the route from the source to the destination of the message. With wormhole routing, every node needs only one flit buffer space per incident link. Further, the start-up overhead for sending a message is paid once at the source node of the message and not at each node along the route of the message. Another positive aspect of wormhole routing is that, due to pipelining the time of sending a message is almost independent of the distance between the sender and the recipient of the message. Thus under low load condition, the network gives the impression that there is a point-to-point link between each pair of processors. Even if the network is moderately or heavily loaded, the use of virtual channels 20] alongside wormhole routing as well as the use of high speed interconnection links significantly alleviate the problem of congestion in modern coarse-grained multiprocessors. The same effect of the very small variance in the time required for executing an arbitrary routing instance can also be achieved by some randomized algorithms. In this kind of algorithms, input packets are first sent to random intermediate destinations and then to their ultimate destination nodes 21]. Due to this common property of modern routing methods, most of the algorithms that have been presented in the literature for coarse-grained machines 22, 23, 24] make the simplified assumption that the cost of sending a message between any pair of nodes is independent of the distance between the sender and the receiver of the message. Thus this cost is simply given by the expression τ c + Mβ c where τ c is some fixed communication overhead and β c is the mean data transfer rate through the network.
In our algorithms, we handle all methods of routing: store-and-forward and wormhole/randomized routing. However, in coarse-grained machines, processors usually have sufficient memory to keep all data they will need throughout algorithm execution. Thus processors can operate almost independently of each other and the interconnection network remains idle most of the time. In contrast, processors in fine-grained machines frequently exchange messages and the interconnection network is constantly utilized during the algorithm execution. Thus most of the following communication operations assume a store-and-forward routing model. Only the last operation is studied under the wormhole/randomized routing model too since there is a case, not very possible in practice, where processors of coarse-grained machine should frequently send and receive messages.
For more details of the following operations see 25, 26] . The time estimates for the first three operations are obtained under one-port assumption. and j = 0 L ; 1. The operation consists of log N steps. At the i th step (i = 0 log N ; 1), the processors whose i th bit is 1 send their data to their neighbors along i th dimension. These processors in turn add the incoming data to their own data and the whole process is repeated for the (i + 1) th bit. Obviously, the Data Sum operation can be easily modified to store the final sum not only in processor 0 but in any other processor. In addition, due to the associativity of the addition, it is clear that the algorithm can visit the hypercube dimensions in any order without altering the ultimate sum. As will be seen later, both these facts are exploited to a large extent in our algorithms. The operation complexity is O ; L log P β + L log P T op where T op is the time for performing a single arithmetic operation.
Broadcast(A,B,L,P): Processor 0 broadcasts the contents of its L-element array A and these are stored in the array B of each processor. The time complexity is also O (L log P β ) 1 .
Random Access Read RAR(A,B,L,P): In this operation each processor reads the contents of a L-element array A residing in some other processor and then stores the data into its array B. Note that it is not necessary for all processors that contact a particular processor to read the same L-element array. Each RAR operation consists of two phases where the second phase is the reverse of the first. The basic communication pattern in each phase is the many-to-many personalized communication with possibly high variance in the message size. In this kind of communication, each processor of a parallel machine sends distinct messages to only some of the processors of the machine. In addition, these messages do not necessarily have the same size. This communication pattern, which is also known as h-relation, is prevalent in parallel algorithms and its importance for efficient implementation of parallel algorithms has long been recognized 27]. For this reason, numerous proposals for implementation of the h-relation has appeared in the literature 28, 29, 30, 31, 32, 33] . The main objective of these algorithms is to decompose the irregular pattern of an h-relation into a number of more regular communication patterns such as all-to-all personalized communication with messages of nearly uniform size or even simple one-to-one permutation routing where all messages communicated have also nearly the same size. In doing so, some of these algorithms use randomization as a tool for minimizing the number of rounds of regular communication required overall 33]. On the other hand, deterministic algorithms have also been proposed 28, 30, 31, 32] . Most of these algorithms assume that there is a virtual point-to-point link between each pair of processors and hence are well suited for coarse-grained machines with wormhole or randomized routing. In our study, we use the algorithm in 31] for implementation of the RAR operation on coarsegrained machines. 
T op . The basic assumption of this algorithm is that each processor can send and/or receive along all its links at the same time (all-port capability).
Both algorithms in 25, 34] use similar techniques and employ sorting as a basic step for ordering packets according to their destination addresses. This sorting step also determines the complexity of these two algorithms.
In regard to parallel sorting algorithms, there is a vast amount of literature. These algorithms are divided into two major classes. The first class includes all these algorithms which are not based solely on comparisons in order to sort their inputs. This means that their performance depends on the specific values of input keys. Examples of this kind of sorting algorithms 35, 36, 37] are the sample sort, radix sort, flashsort etc. In contrast, the algorithms of the second class are based on sorting circuits and perform comparisons in a predetermined order in order to sort input elements. Thus these algorithms are oblivious to the values of their input keys and their performance is more predictable. The most known example of oblivious sorting algorithm is the odd-even merge sorting 26] which is one of the oldest, yet widely used parallel sorting algorithm. The complexity of this algorithm for sorting N elements on a N-node hypercube is O ; log 2 N β + log 2 N T op . In our study however, it is possible to lower this complexity by exploiting the special structure of BMME algorithms. If the total number P of hypercube nodes is smaller than the number N of input elements, which algorithm gives the best results depends on the value of ratio N P . In 35], a experimental study of various sorting algorithms was carried out on the CM-2 parallel machine which is a SIMD hypercube-based machine. This study showed that when the ratio When the number of elements at each processor is large, the most efficient algorithm is the sample sorting whereas for all values of the ratio N P in between the above two cases the radix sorting algorithm presents the best performance.
The Parallel FSBMME Algorithm
In this section we will study the realization of the FSBMME algorithm on the hypercube network. As has already been stated, in this algorithm the current frame (frame X) is partitioned into
non overlapping M M blocks. We assume that N and M are powers of 2, namely N = 2 n and M = 2 m . The basic operations in the algorithm are given by (1) , (2) . In our study, we first consider the case S < M 2 . Considering the values parameter M takes in practice, inequality S < M 2 implies that our multiprocessor is fine grained and each block M M is assigned to bp processors where bp = M 2 S . Next we will examine the case of our multiprocessor being medium/coarse-grained, that is S M 2 . It will become clear later that the latter case is much easier to handle than the former.
Fine-Grained Multiprocessors
As Fig. 1(a) shows, in order to find the motion vector of a block (u l), the MAD should be evaluated for all the (2d + 1) 2 candidate vectors (x y). All pixels of the previous frame Y required for these calculations are located inside the search window of the block (u l). In what follows, we give more details of this scheme. For the moment also, we assume one-port capability. Next, we will see how our scheme can be adapted to the case of all-port capability. Fig. 2 In general, by following the route of Fig. 2 , we can estimate the MAD for all candidate vectors and thus determine the motion vector of each block. The shape of the route is such that it ensures maximal temporal locality: at each step, except the first one, each processor needs to execute only two shift operations instead of four. As a result of these operations, two new s r s r subregions of frame Y are transferred inside the local memory of each processor. Fig. 2 shows how these subregions are placed in the temp arrays of processor (g h) at each iteration. These subregions together with two adjacent s r s r subregions already stored in the local memory of the processor from the previous step form a new 2s r 2s r subregion of the previous frame Y. Thus the calculation of the MAD for a new set of S candidate vectors can now be carried out.
One-port capability
Apparently, under this scheme most of s r s r subregions are fetched twice by each processor. However this is the best we can achieve under the assumption of Θ(S) local memory. More complex kinds of scanning of the region in Fig. 2 (e.g. Hilbert curve 40] based scanning) do not reduce this redundancy. Also, one may notice that most of the processors in charge of a block ask for the same data throughout the execution of the FSBMME algorithm. Thus instead of a series of shift steps, a reasonable solution would be to execute a number of multicasting steps where at each step all processors get a common s r s r block of pixels. However, this scheme turns out to be less efficient than ours. Although all processors receive the same block of pixels, this block does not correspond to the same motion vector for all the procesors. Thus, initially processors must receive at least Ω(
) blocks of pixels before they can start estimating MAD values. Clearly, this also raises the per processor memory requirement to at least Ω( The total complexity of the parallel FSBMME algorithm can be easily estimated. Each step along the route of Fig steps overall, the total complexity of the FSB-MME algorithm is O ;; 2 log P β when assuming one-port capability.
We have described the parallel FSBMME algorithm assuming that the displacement d is a multiple of parameter s r . When this is not true, the basic technique of Fig. 2 can be applied again with the only difference that processor (g h) in Fig. 2 will take pixel blocks of size smaller than s r s r from the processors along the border of the search window, namely pro- This special treatment of the processors along the border of the search window gives rise only to lower-order terms in the overall complexity. Thus the asymptotic complexity of the parallel FSBMME algorithm is O ;;
All port capability If processors are capable of sending and receiving along more than one link at the same time (all-port capability) we can reduce the communication overhead of the previous algorithm. The basic idea is to overlap in time the steps of the previous process. Except the first step, all other steps first execute two shift operations then a local Data Sum operation and finally a Data Sum operation. An important point in the above process is that rather than moving the previous frame Y around the hypercube by a series of horizontal and vertical shifts by + 1,we maintain the initial placement of Y by transferring and storing copies of this frame into temporary arrays (temp 00 , temp 01 , temp 10 , temp 11 ). In order to understand the difference, let us consider an example. Assume that a processor (i j) needs all the s r s r blocks of frame Y stored in processors (i v) where v = j j + q. The straightforward solution would be to execute q horizontal shifts by ;1 of the frame Y (O(qS log N) total delay). Note that these successive shifts cannot be overlapped in time. Since frame Y is moved around the hypercube, the net effect of these shifts (shift by ;q) is achieved only when they are executed serially. However, in our scheme, since the frame Y maintains its initial placement throughout the execution, processor (i j) can get the q s s blocks by executing the following Shift operations: Shift by ;1, Shift by ;2 : : : Shift by ;q (O(qS log N) total delay again). More importantly, these operations can be executed in any order. In other words, there is no dependence among them as in the case of shifts by ;1.
From the previous example, it is now clear that the permanent storage of frame Y across the processors dramatically reduces the interdependence between the successive steps of the process depicted in Fig. 2 since from the beginning of each step we know where we can find the pixels of frame Y needed for this step without having to wait for the completion of the previ-ous steps. As a result, each step can be executed almost independently of the other steps. Only at the point where the newly estimated MAD value is compared with the best MAD value estimated so far, the current step needs the results of the previous steps. But the scheduling of the operations is such that this information is always available on time.
We will now give the details of this scheduling. As mentioned before, except the first step 2 , all other steps in the above iterative process perform two Shift operations and then calculate the MAD values for a certain set of S candidate vectors. The overlapping of these steps should be such that a minimal number of concurrent operations contend for the same node or link. The proposed scheduling guarantees that at any given moment each node executes arithmetic calculations of only two operations, namely a local Data Sum operation and a Data Sum operation. It is also guaranteed that at most three communication operations (two Shift and one Data Sum operation) contend for the same hypercube link at the same time. All the above will be proved after giving the basic points of our scheduling. Our scheduling consists of three phases:
1. The first 2 log P steps in Fig. 2 are successively initiated every 2Sβ time units. Obviously, during this phase only Shift operations are in progress. The interval of 2Sβ time units is sufficient for transferring two messages of size S over the same link. These messages corresponds to the two Shift operations executed at each step.
2. In this phase, the remaining 2
;2 log P ; 1 steps are initiated one after another with 3Sβ + ( S + S 2 )T op time units separation between successive initiations. This time is necessary for completing a local Data Sum operation (S 2 T op time units ), the arithmetic operations of a accumulation step of a Data Sum operation (ST op time units) and the transfer of three messages of size S over the same link. These messages correspond to three communication operations contending for the same link, namely two shift and one Data Sum operation. After initiating the last step, the above execution rate is sustained until the execution of the local Data Sum operation of this step. After this point, all the remaining concurrent operations can be executed at a faster pace. Thus we are moving to the third phase.
3. In this phase, only Data Sum operations are still in progress. These operations correspond to the last log bp steps of the parallel algorithm. Assuming there is no collision among these operations, this phase can be completed in (Sβ + ST op ) log bp time units.
In fact, for this overlapping scheme to work, we should slightly modify the internal algorithm of the basic Data Sum operation. Each Data Sum operation in its simplest form stores its final result at the top left processor of each block (processor 0 of the corresponding bp-node subhypercube). During its execution, each Data Sum operation visits hypercube dimensions in the order 0 log bp ; 1. Thus partial sums are getting collected into successively smaller subhypercubes all containing processor 0. If we overlapped these operations in time without making any modification in the basic algorithm, some nodes would have to execute arithmetic operations for O (log bp) Data Sum operations at each step of the second phase. But this contrasts with our assumption that at each step of the second phase each node is in charge of only one Data Sum operation.
Clearly, in order to lower processing demands during the second phase of the proposed scheduling and hence the total arithmetic complexity, we should modify the Data Sum operations executed inside each M M block. As has been mentioned in Sec. 3, it is almost straightforward to alter the Data Sum algorithm so as to collect the final sum at an arbitrary hypercube node. At that point, we have also noted that due to the associativity of the addition, the correctness of the Data Sum algorithm is independent of the specific order in which Data Sum operations visit hypercube dimensions. Now using these modified Data Sum operations we obtain the following efficient overlapping scheme. In each M M block, the first Data Sum operation stores its result at node 2 0 , the second one The previous lemma suggests that all-port capability is not essential for pipelining consecutive Data Sum operations. This fact has also been showed in 16] where efficient pipelining of consecutive operations was achieved by using a 2-dilation embedding of a complete binary tree on the hypercube. However, the algorithm in 16] is not as regular as ours.
We have described how we can efficiently overlap Data Sum operations without all-port capability. Unfortunately, for overlapping Shift operations in time we need this capability. As has already been mentioned in Sec. 3, in a single invocation of a Shift operation, hypercube dimensions are visited one at a time in a descending order. In our algorithm, at each step we use two Shift operations for transferring a new region of pixels of the previous frame Y inside the local memory of each processor. These two shifts can be easily combined into one operation and hence performed at the same time. This compound operation visits hypercube dimensions in exactly the same way as simple Shift operations. The only difference is that now the size of messages is double. Clearly, if each of these composite operations is initiated with one step delay from its previous one, all concurrent operations at any given moment use different hypercube dimensions and thus there is no link collision.
Link collision arises only among Data Sum and Shift operations. However, at most three messages of size S try to pass through the same link at the same time and thus communication complexity increases only by a factor of 3, a constant factor. Two of these messages belong to a composite Shift operation whereas the third one is from a Data Sum operation.
Finally, it can be easily seen that node contention among different local Data Sum operations cannot possibly arise. Since each step in Fig. 2 ST op + Sβ time units. Summing all these complexities, we can easily see that the total time for this pipelined FSBMME algorithm
This complexity does not change if we also take into account the last step of finding the minimum among the smallest log bp MAD values; this step has only O(β +log bp T op ) complexity.
Before concluding the discussion about the implementation of the FSBMME algorithm on the hypercube-based fine grained machine, we should refer briefly to the systolic array designs that have been proposed in the literature for this algorithm. Most of these designs were derived by following the systematic approach of mapping the dependence graph of the basic operations of the FSBMME algorithm onto lower dimension systolic arrays 3]. The main difference between these designs and ours is that input frames in these designs are fed online during the algorithm execution whereas in our design the input frames have been already stored in the local memory of processors before the execution starts. However, among other proposals, type-1 array in 41], architecture AB2 in 42] and the design proposed by 43] are the most relevant to our design. Similarly to our parallel algorithm, in these systolic array architectures all arithmetic operations of a MAD calculation relevant to a particular motion vector are executed in parallel whereas the MAD calculations for different motion vectors are executed serially one after another. Another common point between our algorithm and the above mentioned proposals is that frame X maintains its initial position throughout the algorithm execution whereas in contrast the pixels of frame Y are repeatedly shifted. Especially type-1 array in 41] uses a meander-like data flow similar to that of Fig. 2 for moving the pixels of frame Y.
Medium/Coarse-Grained Multiprocessors
In this case S M 2 and thus each processor is assigned the motion vector estimation of more than one block M M, namely S M 2 blocks. The parallel algorithm for coarse-grained multiprocessors is very similar to that presented in the previous paragraph. Each processor will need again all the pixels inside the (2d+s r ) (2d+s r ) subregion of Fig. 2(b) . These pixels are fetched in a series of O d d sr e 2 steps of shift operations, following the route of Fig. 2(b) . After each step, each processor is able to calculate the MAD criterion for all its blocks and for a particular set of S candidate vectors . The communication complexity of each step is O(τ c + Sβ c ) assuming wormhole/randomized routing (O(S log P β ) under a store and forward routing model and one-port assumption) and the arithmetic complexity is equal to the time required to calculate the MAD values for S M 2 blocks and S candidate vectors, that is O(S 2 T op ) overall. Under a store-and-forward routing model these steps can be easily overlapped in time again by using the previous pipeline scheme for finegrained multiprocessors.
The Parallel HBMME Algorithm
In this section we will study the realization of the HBMME algorithm on the hypercube network. For the sake of presentation, we first assume that neither subsampling nor low pass filtering is performed between successive layers of the pyramid (basic scheme). Apparently, the basic scheme is not a "good" algorithm from image processing point of view. However, for our purposes, this simplification helps to more easily explain the basic difficulties arising in our effort to parallelize the HBMME algorithm. As the complete HBMME algorithm, with subsampling and low pass filtering included, is a fairly complicated algorithm by itself, the presentation of our basic techniques directly on this algorithm would be obscured by unnecessary technical details. In contrast, the basic scheme serves for presenting the key techniques of our parallel algorithm in a more manageable way. Then we will show how to adapt these techniques in order to handle the complete HBMME algorithm. Apart from the increased complexity due to the inclusion of low-pass filtering and subsampling, our main techniques remain the same in the abstract level needing only some modifications in the low implementation level.
Finally, due to space limitation, we will not consider overlapping blocks and non exhaustive search algorithms. However, the techniques which we develop in the following subsections can be easily adapted to these cases. An increase in time complexity should be expected in the case of overlapping blocks as processors in overlapping regions must execute all the operations relevant to the overlapping blocks. The slowdown factor is proportional to the degree of block overlapping.
The Basic Scheme
We assume that there are k levels in the hierarchy, k being the lowest and 1 the highest (initial) resolution level. Due to the absence of subsampling, the dimensions of video frames at each level remain the same and equal to N N. We introduce some useful notation. M i M i will denote the dimensions of the blocks at the level i where i = 1 k and M i is a power of 2 (M i = 2 mi ). bp i will denote the number of processors in charge of a block M i M i at level i
Finally d i will denote the maximum vertical and horizontal displacement that a block can have at level i. We also make the realistic assumption that M i > M i;1 .
The simplest approach in implementing the HB-MME algorithm would be to naively apply the previous algorithm for FSBMME once at each pyramid level. Soon, we would realize that this approach incurs large communication overhead. Let us see in more detail how this overhead arises. The motion field at level k can efficiently be estimated without any problem by simply using the FSBMME algorithm of Sect. 4. Figure 3 shows the motion vectors just after the execution at this level; a set of motion vectors has been produced one for each block M k M k . These vectors probably have different size and direction as Fig. 3 shows. For instance, at level k;1, block A will need the pixel values enclosed by the line with pattern" " whereas block B will need the pixel values enclosed by the line with pattern " ". Clearly, these two search windows are located at a different distance and direction from their corresponding blocks. This variation in the relative displacements is getting larger and larger as the algorithm moves to higher resolution levels. Since there does not exist a uniform displacement for all blocks of the frame, a large number of shift operations are required overall in order to fetch the pixels of each search window to the corresponding block of the current frame.
Obviously, the basic FSBMME algorithm should be enhanced with techniques which are able to keep communication overhead
The Case d i Mi

.
The execution of the algorithm starts from the k th level and ends up at the first level. The calculations at a particular level cannot start before the motion estimates from the lower resolution levels are available. So, there is no parallelism across the levels. On the other hand, the computations inside each level can be easily parallelized by following a data parallel approach. Again, we draw a distinction between finegrained (S < M 2 k ) and medium/coarse-grained
Fine-grained multiprocessors. Since the size of M i M i blocks are getting smaller and smaller as we are moving to higher resolution levels, there may be a level i after which the size of these blocks is smaller than Θ(S), that is the size of local memory of each processor. If this is actually the case, then after level i we execute the variant of the algorithm for medium/coarsegrained multiprocessors described later in the paper.
For the moment, we will describe the execution of the algorithm at the lowest resolution level k. Exactly the same techniques are used for all other levels up to level i . Figure 4(a) shows a block at level k. The area enclosed by the dashed line contains all pixels of the previous frame Y that could be possibly required by the processors of this block at all levels of the pyramid. The basic steps at level k are:
transfer of pixels of the shaded region of frame Y inside the block M k M k . Two horizontal shifts by P k i=1 d i and two vertical shifts by the same displacement can perform this transfer in O (S log P β ) (O ((S + log P) β )) time under one-port (all-port) assumption. Obviously, these operations are performed in parallel for all the blocks of the frame. After these movements each processor will hold 9S (= Θ(S)) pixels at most. This is due to the values of parameters d i ( 
Later, when we examine the general case, it will become clear that this initial concentration greatly reduces the communication cost and thus it is very important for achieving an efficient algorithm.
execution of the FSBMME algorithm. After the completion of the previous step, each block has all the required information for the estimation of its motion vector Fig. 4 . Efficient techniques for the basic scheme of the HBMME algorithm. and thus it needn't communicate with its adjacent blocks any longer. The algorithm in each subhypercube M k M k is similar to the algorithm presented in Sect. 4.1. Since now each processor may be in charge of 9 s r s r blocks, one may expect that processors should be sending more than one messages of size S at each step of a Shift operation, even under one port assumption. However, this is not the case. As the Shift operation belongs to the class of data permutations , each processor sends and receives only one block of size S during this operation. In our algorithm, a processor needs to send only one of the nine blocks of size S stored in its local memory. Each processor can easily determine this block by examining the current shifting distance. Apparently, the number of messages sent at each step of Data Sum operation does not change too. This operation is not affected by the different placement of frame Y, since it has as input the partial sums estimated by the Local Data Sum operation at each processor. As now all the Shift operations are executed inside log bp k -node subhypercubes, the total communication complexity of the FSBMME algorithm falls to O Thus the first step can be executed with simple shift operations without encountering any of the problems of Fig. 3 . The complexity of the first step is O (S log bp k β ) (O (S log bp i+1 β ) at level i) and not O (S log P β ) as at the level k. This is because shift operations can now be performed inside subhypercubes M k M k in contrast to the level k where the whole hypercube P P is used. All the above complexities are obtained under one port assumption. Under all-port assumption, the first step at level i can be executed in O ( under all-port assumption. The complexity for one-port assumption can be easily derived in the same way by summing the delays of the algorithm steps under this assumption. We leave the details to the reader.
Medium/Coarse-grained multiprocessors. In this case, the size of blocks at level k is smaller than the size of local memory of each processor, that is M 2 k = O(S). Like the previous algorithm, each processor first gathers all pixels of the previous frame Y which are within P k i=1 d i pixels around its own portion. After this step, each processor has all necessary information for applying the HBMME algorithm to its blocks and thus no further communication is required among processors. Hence the communication complexity in this case is only O (τ c + Sβ c ) assuming wormhole or randomized routing and O(S log P β ) under a store-and-forward routing model and one-port assumption. The arith-metic complexity of the algorithm is as much as O S
The General Case
In the general case the parameters d i have arbitrary values, thereby complicating the design of an efficient algorithm. If we try to apply the methods of the previous subsection, we will soon find out that after the first step of data collection for each block, the load of some processors is not necessarily bounded. This violates our initial assumption that the memory of each processor is Θ (S). Thus, we have to devise different techniques in order to handle the general case.
As has been shown in Fig. 3 , except the lowest resolution level, all other levels require communication that does not have a special pattern. As the algorithm execution moves to the highest resolution level of the multiresolution pyramid this pattern is getting more and more irregular and thus more general communication operations such as RAR operations are clearly needed. As has already been mentioned, under a store-and-forward routing model each RAR operation is realized using two sorting steps one at the beginning and one at the end of the operation. These two steps are the most expensive in each RAR operation and thus determine the whole complexity of the operation too. On a N-node hypercube , sorting N elements, one element per node, can be executed in near optimal time, that is close to O(log N) 26]. However, this kind of sorting algorithms is rather theoretical with large constant factors hidden in the O-notation. The most known practical sorting algorithm for the network of hypercube is the odd-even merge sorting algorithm which has O ; log 2 N β + log 2 N T op complexity assuming the same data allocation as above, that is one data element per node. This algorithm first splits the input elements into N 2 lists of 2 elements each and then recursively merges larger and larger sorted lists until the N elements turn up sorted. Unfortunately, the O(log 2 N) complexity mentioned above cannot be hidden by overlapping RAR operations. The practical sorting algorithms usually employed in RAR operations, when pipelined, cause a large and non constant number of packets to contend for the same links, and thus greatly increase the local memory requirements.
Having defined the RAR operation as the basic communication primitive in the general case of HBMME algorithm, we now describe in more detail how motion estimation is performed at a pyramid level i of the hierarchy. Once more, we first handle the case S < M 2 i and then the case S M 2 i . Since the values of M i are not very large in practice, when the first case is true then we are almost sure that the employed multiprocessor is fine-grained. When the opposite is true, what kind of multiprocessor we assume depends on the relative values of S and M 2 i . If S M 2 i then our multiprocessor is assumed to be coarse-grained whereas when the values of S and M 2 i are comparable we can assume that our multiprocessor is medium-grained or even fine-grained. In regard to the employed routing method, we assume wormhole or randomized routing for coarse-grained machines and store-and-forward routing for fine-grained, medium-grained machines.
Fine grained multiprocessors. The simplest approach to implementing the HBMME algorithm in the general case is to perform (2d i + 1) 2 RAR operations at each level i , one operation per candidate vector. Given T RAR the complexity of a single RAR operation, this simple approach has O(d 2 i T RAR ) complexity for level i. Obviously, there are two ways of reducing this complexity: a) by decreasing the number of RAR operations required at level i and b) by reducing the time T RAR required by a single RAR operation.
We will first describe a technique for decreasing the number of RAR operations at each pyramid level. The basic idea is to take advantage of the special structure of the HBMME algorithm. Although it is not possible to initially transfer all pixel values needed by the processors of a block inside this block, these values can be transferred in batches. Figure 4( After this set of computations, the next batch of pixel values should be transferred inside each block M i M i . In Fig. 4(b) , these pixels are located inside the region B. In fact, since the regions A and B intersect at region C, only pixels outside this region need to be transferred. In general, following the meandering route of Fig. 4(b) , we can calculate the MAD for all the candidate vectors inside the search window us-
Mi e 2 RAR operations in total.
The right part of Fig. 4(b) shows how we move from one row to the next higher row of the route (blocks D and E). In the figure we assumed that d i is a multiple of M i ; otherwise, the width of both the blocks D and E would be smaller than
Besides the above improvement, motion estimation at level i can be further sped up by keeping low the time complexity (T RAR ) of each RAR operation. In a RAR operation, each processor i reads a s r s r block of pixels whose the top-left corner is, say, at the pixel 
Sort the quadruples into non-decreasing
order of the fourth entity. After this step, quadruples destined for the same processor appear consequently in the sorted order. Let G j = fQ 5. Now each processor j that received a tuple at the previous step knows which pixels of its local portion are requested by the processors of group G j . Notice that the rectangle (T j L j B j R j ) may span more than one processors, at most 4. In this case, processor j (= (b j P c j mod P)) must get pixels from some of its adjacent processors, namely processors (b j P c j mod P + 1), (b j P c+1 j mod P) and (b j P c+1 j mod P + 1). These transfers can be easily done in O((S + log P)β ) time using only simple shift operations and assuming all-port capability.
6. Having collected the required pixels in its local memory, each processor j multicasts all pixels of the previous frame Y inside the rectangle (T j L j B j R j ) to all processors of group G j . This transfer can be realized in O ((S + log P) β ) time under all-port assumption by executing a concentrate operation followed by a generalized operation (see 25] for more details of these operations).
7. Now each processor examines the received rectangle and keeps only the pixels that it actually needs, discarding all other pixels. The remaining pixels form a s r s r block that should be returned to the processor which initially asked for it. Thus a sorting step is executed where these blocks are sorted according to the addresses of their final destinations. The last information has been kept in the local memory of each processor from the second step.
It is worth mentioning that by sending only one packet from each group G j to the corresponding destination j we avoid serious hot spots at these nodes. The packet leaving each group contains the coordinates of the minimal rectangle enclosing all the requests of the group. As a result, the region of pixels returned to processors at step 6 is somewhat larger than that they initially asked for. Specifically, each processor receives a region of at most 4S pixels instead of S pixels. This difference is not large, because the parameter S is usually small in the case of fine grained multiprocessors. If processors were to receive exactly the pixels they asked for, then processors of each group G j should have sent separate request-packets to their common destination j. Each such packet would contain the coordinates of the s r s r region required by the sender of the packet. After collecting these requests, destination processors should have sent different reply-packets to each of the processors of their group. It is not hard to see that in this case the number of packets a processor should receive at step 4 and send at step 6 is not necessarily small since in the worst case a processor must receive and then send As has been mentioned previously, the two sorting steps in the RAR operation dominate the cost of this operation. Now we will give details of how these two sorting steps can be efficiently executed. We prove the following lemma: S log P + log 2 P β + log 2 P T op time by using the odd-even merge sorting algorithm and assuming all-port capability. But we can actually do better if we just reverse the two phases of the first sorting step. Thus as a first phase, each s r s r pixel block destined for processor ( Proof. For the implementation of this stage, we use a variant of the radix sort algorithm. This kind of sorting algorithm does not belong to the class of comparison only sort algorithms, since it exploits the binary representation of keys in order to determine their relative ordering. For the radix sort algorithm to be an efficient algorithm, the input keys should be integers taken from a limited range of values. In our case, the keys are the 2 log P-bit integers corresponding to the addresses of processors. The algorithm starts its execution by first examining the most significant bit of each key (2 log P ; 1 bit). Depending on the value of this bit, each key is moved to the corresponding (2 log P;1)-dimensional subhypercube. Using a packing operation 26], this move can be easily implemented in O ; S log P β + log P T op time under one-port assumption. If the all-port assumption is true, the steps of the packing operation can be easily interleaved in time 44] and thus the time for this operation is reduced to O ; (S + log P) β + log P T op . Now the execution of the algorithm continues recursively within the two (2 log P ; 1)-dimensional subhypercubes. At the i th step the i st most significant bit is examined and the keys are moved to the corresponding (2 log P ; i)-dimensional subhypercubes. Notice also that at the i th step the cost of the packing operation is at most O ; (S+ log P;i) β + ( log P;i) T op under allport assumption.
In fact, we do not need to examine the last Summing the delays of these operations, we can easily obtain the complexities stated in the lemma.
The second sorting step of a RAR operation dominates the cost of this operation. blocks. If this fraction is not very large then considering the values of M i in practice, we can assume that our multiprocessor is medium-grained or even fine-grained. This kind of multiprocessors usually employs store-and-forward routing. Thus each RAR operation can be performed in O
T op time using the algorithm in 34]. This algorithm assumes all-port capability at each node and implements the many-to-many personalized communication pattern on the hypercube network.
In order to reduce the number of packets received by destination nodes, i.e. nodes holding pixel regions to be read by other processors, we use a technique similar to that of the previous paragraph. Specifically, we can ensure that the number of messages received by each destination node is at most 
M 2
i ), then we can assume that the employed multiprocessor is coarse-grained. As a matter of fact, it is very likely that the above inequality is true for all other pyramid levels too. This in turn implies that the sum of maximum displacements d i for all pyramid levels
in all probability. Clearly, if these assumptions are true, then each processor can initially perform a gathering of all the pixels of the previous frame Y that it will need throughout the execution of the HBMME algorithm (O (τ c + Sβ c ) delay). After this step, the load of each processor remains Θ(S). In addition, processors can now work independently of each other and thus no further interprocessor communication is necessary.
On the rare occasion that either the size of blocks or the maximum displacements at each level are so large that the initial gathering cannot be performed without increasing the load of each processor beyond the bound Θ (S), we can use the algorithm in 31] for implementing the RAR operation. As has been mentioned in Sec. 3 , this algorithm assumes a virtual point-to-point link between each pair of processors and thus transferring a message of size M between any pair of processors takes O(τ c + Mβ c ) time. Using this algorithm we can perform each RAR operation at pyramid level
Besides the improvements we can achieve in the execution time of a single RAR operation, we can also reduce the total number of these operations required at each pyramid level by using again the technique of Fig. 4(b) 
Subsampling and Low-Pass Filtering
So far we have presented a simplified scheme for the multiresolution motion estimation algorithm where low pass filtering and subsampling between successive pyramid levels has been left out. When using low pass filtering and subsampling, the dimensions of video frames are getting increasingly smaller at higher levels of the pyramid and the values of the pixels of each frame are changing from one level to another. Despite these complications, our parallel algorithm can be easily adapted to the case of low pass filtering and subsampling.
The most commonly used low pass filters take the form of small two dimensional arrays where the value of each pixel is given by a linear function of the values of the pixels in its neighborhood 45]. This kind of operation can be implemented on the hypercube by using a parallel template matching algorithm (see for example the parallel algorithms in 46, 47] ). Different though the purpose of these algorithms is, their basic step is a convolution-like operation and thus they can also serve to implement low pass filtering. After this operation the low pass filtered frame is subsampled. Many subsampling patterns have been proposed in the literature but one of the most commonly used is to keep every other pixel along each row and column 45]. For example, the frame at level 2 results from the low pass filtered frame at level 1 by keeping the pixels (2k 2l) where k l = 0 This subsampling operation reduces the number of pixels of input frames as we are moving to higher pyramid levels. Thus after a certain level, level log S + 1, some processors begin not to have pixels to process, as all their stored pixels have been discarded due to subsampling process and thus these processors remain inactive. Further, after this particular level, the number of inactive processors increases by a factor of 4 as we are moving from one level to the next higher one. At the same time, each processor which remains active after level log S + 1 needs more than Θ(S) local memory, namely Θ(S + k), in order to keep the different values its pixels assume due to low-pass filtering across pyramid levels. Fortunately, it is possible to balance the load of processors by distributing the extra load to inactive processors. Specifically, the values of a pixel in processor (i j) at all levels after level log S + 1 can be stored in those inactive processors which are also neighbors in the hypercube with processor (i j). At the beginning of the execution at each pyramid level higher than level log S + 1, this processor can take the value of its pixel for that level from one of these neighbors in the hypercube with only O (1) delay.
On the practical side, the algorithm we described above is more suitable for fine-grained machines. In coarse-grained machines, the value of parameter S is so large that it is very unlikely the employed multiresolution pyramid has more than log S + 1 levels. This simply means that there are not inactive processors in coarse-grained machines and thus problem of load imbalance cannot normally arise. However, in coarse-grained machines we face a different difficulty. As is mentioned before, due to subsampling the size of input frames from one level to the next higher one is reducing by a factor of 4. Accordingly, the number of pixels in the local memory of each processor is reducing by the same factor. Thus at higher pyramid levels our algorithm begins to assume fine-grained characteristics: increasingly fewer arithmetic operations are performed before executing a communication operation. But in coarse-grained machines, communication operations are rather expensive in general and thus frequent execution of these operations leads to high overhead. Thus in order to alleviate this overhead, it would be better if the pixels of input frames at one pyramid level were gathered in a specific subhypercube before beginning the execution of the FSBMME algorithm for that level. In this way, more pixels correspond to each processor and thus the frequency of communication operations is decreased proportionally. If the number of pixels per processor increases from S 1 to S 2 then we can execute the above gathering step in O( 4 time by using the concentrate algorithm in 30]. The size of the subhypercube used for storing the frames at one pyramid level depends on how many times a communication operation is more expensive than a single arithmetic operation. The larger this difference is the smaller the subhypercube should be. The optimal size at a pyramid level can be easily determined by comparing the execution time at this level of the algorithm enhanced with this gathering step and the execution time of the algorithm without this step. The optimal subhypercube size is that which gives the largest time savings. Based on the formulas derived in the previous paragraphs of the paper, we can easily perform this optimization. We leave the details to the interested reader.
We have described the basic initialization steps before the execution of the HBMME algorithm at a particular pyramid level. Apart from these initial steps, the rest of the algorithm at each level uses the same techniques we developed for the basic scheme of our parallel algorithm. Apparently now, the total complexity of the HB-MME algorithm is greatly lowered, because the size of both the frames and subhypercubes involved in the algorithm execution are getting smaller and smaller as we are moving to higher pyramid levels. At this point, one may reasonably argue that since the size of frames are decreasing at higher pyramid levels, our techniques are not as important at these levels. Naive straightforward techniques could be acceptable in this case, since at higher levels the hypercube network does not handle large data volume. However, under this simplified strategy, we end up having much larger communication overhead in total. Recall from the discussion in Sec 5.1 that the basic problem in using straightforward techniques is that as the algorithm proceeds towards lower pyramid levels irregular communication patterns make their appearance. The irregularity of these patterns is ever increasing and thus when we arrive near the bottom of the pyramid where the size of frames is rather large, we encounter quite large communication overhead, which eventually dominates the total execution time. In contrast, our techniques ensure that we can count on simple shift operations most of the time in order to perform all the necessary data transfers at the lower levels of the pyramid, where efficient communication is highly desirable.
Another difference between the basic scheme and the complete HBMME algorithm is that whereas in the basic scheme the size M i M i of block at level i is increasing with the height of level i, in the actual algorithm the size of blocks remains basically the same across the different pyramid levels. However, as mentioned above, the frames at higher levels are distributed more sparsely among the processors, and thus any two neighboring pixels are now wider apart. This in turn implies that a block at a particular level spreads over a larger portion of the processor array than the blocks at next lower level. Thus once again, each block at any pyramid level "contains" all its child blocks at the next level. Since our parallel algorithm for the practical case d i Mi 2 was based exactly on this property, this algorithm can now be used again for handling the same range of values of displacements d i in the complete HBMME algorithm.
Finally, with regard to the general case of basic scheme, the algorithm does not make any specific assumption about the size of blocks at various levels and thus is directly applicable to the complete HBMME algorithm. The employed sorting step in conjunction with the set of shifts performed "inside" each block can cope successfully with the irregular patterns arising at the lower levels of the pyramid.
Extensions to other Interconnection Networks
So far we have developed parallel algorithms for motion estimation techniques on a hypothetical multiprocessor which uses a hypercube network for interprocessor communication. Yet most of our techniques are actually independent of the specific interconnection network we use. This is certainly true for coarse-grained multiprocessors. Our algorithms for this kind of multiprocessors either make a very restricted use of the interconnection network or are based on a virtual crossbar communication model where the cost of each communication operation is assumed to be independent of the distance of the processors involved. This model has been verified in most modern coarse-grained multiprocessors where the role of the employed interconnect is ever diminishing.
Even for fine-grained multiprocessors, where store-and-forward routing is usually employed, our algorithms can be easily extended to other interconnection networks as well. As should have become apparent in our analysis, shift operations play an important role in our design. In the FSBMME algorithm as well as in the case d i Mi 2 of HBMME algorithm, all data transfers are carried out through shift operations. We also use Data Sum and broadcast operations for the remaining steps. These three operations are fairly simple and thus can be efficiently implemented on most of interconnection networks, e.g. the mesh network.
With regard to the general case of HBMME algorithm, our main objective is to use simple shift operations as much as possible in place of complex RAR operations. As has already been mentioned, the emerging communication pattern in RAR operations is the many-to-many personalized communication. This kind of communication has been extensively studied in most communication networks. For instance, on the mesh network a number of algorithms have been proposed which realize this communication pattern in near optimal time 49, 50] . The main drawback of these algorithms is that they are rather theoretical with large low-order terms in their complexity. Thus they are not very practical for medium and small size parallel machines, i.e. machines frequently met in practice. Alternatively, we could use practical sorting algorithms again for implementing RAR operations on the mesh. A number of practical algorithms for sorting on the mesh has already been presented in the literature 37, 51, 52, 53] . Most of these references conclude that bitonic sorting, an algorithm closely related to odd-even merge sorting, outperforms all other sorting algorithms for small values of ratio of elements per processor). This range of values of ratio N 2 P 2 normally arises on fine-grained machines. Thus, for this kind of parallel machines, it would be better to use the odd-even merge sorting algorithm for implementing RAR operations on the mesh network. This also implies that we can use again the technique of lemma 5.1 for further reduction of the execution time of each RAR operation. Summing up, the use of shift operations as frequently as possible in combination with the efficient realization of RAR operations on the mesh network guarantees fast execution of the general case of HBMME algorithm on this network.
Experimental Results
In order to confirm the theoretical results of the paper, we conducted a number of experiments. We focused on fine-grained machines, because most of the analysis in the paper concerns this kind of parallel machines. As it is difficult to find a hypercube-based parallel machine with fine-grained characteristics, we had two options for our experiments; first, to run the experiments on a coarse-grained parallel machine with mesh interconnection network and second, to write a parallel program on a software simulator. The first solution was rejected because the embedding of the hypercube on the mesh and the coarse-grained characteristics of the employed machine would cause large inconsistency between theoretical and experimental results. Thus, we decided to run the experiments on a software simulator. Specifically, we used the Parallaxis-III 54, 55], a simulator designed at University of Stuttgart. In fact, Parallaxis-III is a language for data-parallel programming which is also machine-independent across different SIMD computer systems. However, when the code written in this language is compiled by a conventional C compiler, simulation code is obtained. Another interesting feature of this language is that programmers can easily determine the interconnection network on which communication takes place.
Our programs were written in SIMD control style and assumed one port capability. The allport capability was not tested because the simulator does not provide such a capability. Neither does the simulator provide absolute timing results in terms of milliseconds. Thus, in our experiments we measured the number of communication and arithmetic steps required overall. We assumed that sending or receiving a word over a hypercube link takes one communication step, whereas one basic arithmetic operation (addition, subtraction, comparison) takes one arithmetic step.
In all our experiments we used frames of size 1024 1024. The number of processors P 2 and the amount of local memory s r s r at each processor were adjusted in such a way that the equation s r P = 1024 always holds. It is also important to notice that our theoretical results are not affected by the specific content of the video frame since all the complexities presented in the paper are worst case complexities, that is they remain the same for the same values of the basic parameters (d, M, sr, P). Thus in most of our experiments we used synthetic video frames. Also this kind of video frames help us to debug the simulation code more easily. The first set of experiments concerns the FSB-MME algorithm. Figure 5 shows the variation of the number of arithmetic and communication steps with the parameter d. For comparison reasons, we also included the corresponding asymptotic complexities estimated in the paper. In addition, we considered various combinations of the basic parameters including also the case where the maximum displacement d is not a multiple of s r . This case complicates the programming as special handling is required along the border of the search window. From this set of experiments, we can easily notice that the arithmetic complexity increases with the parameter s r since each processor should execute more computations as the amount of local memory s r s r increases. In contrast, communication complexity is decreasing since fewer shift and Data Sum operations are now needed overall. The size P P of the hypercube is also smaller now due to the assumption that s r P = 1024. However, larger messages are now transferred at each step and thus eventually the overall communication overhead does not significantly fall with this rise in the amount of the local memory at each processor. This fact is also consistent with the asymptotic results presented in the paper.
Another important point in Fig. 5 is that the actual communication complexity presents some kind of periodic discontinuity, in contrast to the remaining complexity curves. Specifically, discontinuity occurs at the points where the parameter d is a multiple of the parameter s r . These are exactly the points where there is an increase in the number of communication rounds required overall in the technique of Fig. 2 . At any other point, this number does not change and is equal to that of the previous discontinuity point. However, this form of discontinuity corresponds only to lower order terms of the total complexity and thus it does not appear again along the curve of the asymptotic communication complexity of the FSBMME algorithm. Except for this difference, all the curves in Fig. 5 have basically the same shape, namely parabolic. This should be expected since the highest order term in both arithmetic and communication complexity contains the factor d 2 . In addition, the fact that the curves of asymptotic and actual complexities are both parabolic indicates that the asymptotic complexities derived in the paper well capture the basic rate of growth of the complexities occurring in practice. However, the apparent difference in the height of the corresponding curves is due to the O(1) constant factors of the higher order terms of the complexities; in contrast to the experimental results, these factors have been omitted in the asymptotic notation.
At the same conclusion we reached with the other sets of experiments too. The second set concerns the basic scheme of HBMME algorithm when d i Mi 2 (Fig. 6 ). For this scheme we provide analytical results reporting the number of steps at each level of the pyramid along with the corresponding asymptotic complexities. As is expected, higher pyramid levels incur larger communication and arithmetic complexity since larger block sizes and displacements are used at these levels.
We also implemented the complete HBMME algorithm (low-pass filtering and subsampling In particular, we considered two different cases for the values of parameters sr and P (see Fig. 7 ). We also assumed that parameters M i and d i have the same values for all the levels of the pyramid; this assumption is frequently used in practice. One may notice that the communication time at higher levels is comparable with that of lower levels and in the case (s r = 4, P = 256) is actually higher. This is mainly due to the fact that at higher levels large subhypercubes are used (M i M i = 256 nodes) for shift and data sum operations while at lower levels these subhypercubes are getting smaller and smaller and at the lowest level, level 1, the employed subhypercubes are of size
Mi sr
Mi sr = 16 nodes. However, the small size of messages at higher levels (O(1) instead of O(s 2 r ) at lower levels) compensate well for much of the performance loss caused by the use of larger subhypercubes at these levels. Notice also that the communication complexity of the highest level is somewhat greater than that of the two or three next lower levels. The main reason for this difference is that at the highest level we perform shift operations using the entire hypercube in order to initially transfer pixels of frame Y inside each block (Fig. 4(a) ). At all other levels these shifts are carried out inside much smaller subhypercubes and hence this initialization step incurs much less overhead.
With regard to the arithmetic complexity, it can be easily seen that the complexity remains the same for the higher pyramid levels since parameters M i and d i have the same values at all these levels and each processor is in charge of only one pixel. However, at lower levels processors are responsible for more than one pixels and thus a proportional increase in the arithmetic complexity should be expected.
As a last set of experiments, we tested the general case of the basic scheme (see Fig. 8 ). Specifically, we measured the communication and arithmetic steps of the algorithm at a particular pyramid level. Since in the general case there is no initial data collection step, as in the case d i Mi 2 , the experimental results do not depend on that particular level but instead remain the same for the same values of the basic parameters. One may also easily notice the increased communication and arithmetic complexity of the general case in comparison to the case d i Mi 2 . This is due to the relatively large values of displacements d i and to the employment of sorting for realizing the necessary data transfers. It is also apparent that communication complexity presents some discontinuity at periodic intervals, namely every M i units; at these specific points we have an increase in the number of RAR operations required overall whereas at all other points this number remains fixed. This steep rise in the communication complexity at the points where the number of RAR operations increases clearly shows that RAR operations take up a significant portion of the overall communication time. This is also verified by the fact that the number of communication steps in Fig. 8 is getting smaller when the size of blocks M i M i is increasing and the other basic parameters (d i , s r , P) remain constant. As M i M i blocks are getting larger, the complexity of the sorting steps of each RAR operation is falling since an increasingly larger portion of input data are already sorted in this case (recall lemmas 5.1, 5.2). In addition, fewer communication rounds are now required overall for transferring all the pixels of the search window of Fig. 4(b) .
On the other hand, arithmetic complexity is almost the same for different values of parameter M i since curves which differ only in the value of M i nearly coincide in the left diagram of Fig 8. The same holds for the corresponding asymptotic results. This very small effect of parameter M i on the arithmetic complexity can be explained as follows. The decrease in the complexity of RAR operations due to the increase in the value of parameter M i does not seriously affect the overall arithmetic complexity of the general case because the total arithmetic delay of RAR operations is very small in comparison to that of FSBMME computations. Furthermore, reduction in the number of the communication rounds needed overall does not proportionally decrease the total time spent by the FSBMME arithmetic operations since now the FSBMME algorithm works on a larger search window (of size 3M i 3M i ) at each step along the route of Fig. 4(b) . So, it turns out that the overall complexity of FSBMME computations depends only on the logarithm of M i , a very slowly growing function.
Finally, it should be mentioned that we did not test the general case for the complete HBMME algorithm. This case is mainly of theoretical interest since arbitrary large block displacements are not considered in practice.
Conclusions
We have presented efficient parallel algorithms for full search and hierarchical block matching motion estimation on a hypercube based multiprocessor. Our solutions cover the whole range of modern parallel machines, i.e. fine-grained, medium-grained as well as coarse-grained machines. For fine-grained machines, the rich interconnection structure of the hypercube network ensures efficient execution of complex communication operations such as RAR operations. In addition, our main technique of maximal utilization of simple shift operations in place of complex RAR operations makes our algorithms versatile, easy to execute in other interconnection networks as well. In regard to coarse-grained machines, routing methods such as wormhole and randomized routing greatly facilitates the algorithm design on these machines since most of the details of the employed interconnection network are nearly hidden from the programmer. Thus our algorithms for coarsegrained machines are not specific to the hypercube network but instead they can be applied to any interconnection network which uses wormhole or randomized routing. Finally, a positive aspect of our design is also that it remains valid for the whole range of the values of block matching algorithm parameters.This is very important in such a rapidly evolving research field as video coding where optimal parameters of coding algorithms have not been fixed yet.
